Daud, W. M., Bukhari, W. & Sudirman, R. Time frequency analysis of electrooculograph (EOG) signal of eye movement potentials based on wavelet energy distribution. In 2011 Fifth Asia Modelling Symposium 81–86 (IEEE, 2011).Merino, M., Rivera, O., Gómez, I., Molina, A. & Dorronzoro, E. A method of EOG signal processing to detect the direction of eye movements. In 2010 First International Conference on Sensor Device Technologies and Applications 100–105 (IEEE, 2010).Bulling, A., Ward, J. A., Tröster, G. & Gellersen, H. Eye movement analysis for activity recognition using electrooculography. IEEE Trans. Pattern Anal. Mach. Intell.33(4), 741–753 (2011).Dasgupta, A., Chakrborty, S., Chaudhuri, A. & Routray, A. Evaluation of denoising techniques for EOG signals based on SNR estimation. In 2016 International Conference on Systems in Medicine and Biology (ICSMB) 152–156 (IEEE, 2016).Amrane, R., Brik, Y., Zeghlache, S., Ladjal, M. & Chicouche, D. Sampling rate optimization for improving the cascaded integrator comb filter characteristics. Traitement Du Signal.38(1), 97–103 (2021).Article
Google Scholar
Khiter, A., Amel, B. H. & Adamou-Mitiche, A. Muscle noise cancellation from ECG Signal using Self correcting Leaky normalized least Mean Square Adaptive Filter under Varied Step size and leakage coefficient. Traitement Du Signal.37(2), 263–269 (2020).Yildiz, M. & Hesna Özbek, Ü. A new PC-based text entry system based on EOG coding. Adv. Hum. Comput. Interact.1, 8528176 (2018).Lee, K. R., Chang, W. D., Kim, S. & Chang-Hwan, I. Real-time eye-writing recognition using electrooculogram. IEEE Trans. Neural Syst. Rehabil. Eng.25(1), 37–48 (2016).Article
CAS
Google Scholar
Archawut, K., Tangsuksant, W., Thumwarin, P., Sangworasil, M., & Matsuura, T. Realization of FIR system characterizing eye movement based on electrooculogram. In 2016 International Conference on Biomedical Engineering (BME-HUST) 23–26 (IEEE, 2016).Nandan, D. An efficient antilogarithmic converter by using correction scheme for DSP processor. Traitement Du Signal.37, 1 (2020).Article
Google Scholar
Agarwal, S., Singh, V., Rani, A. & Alok Prakash Mittal. Hardware efficient denoising system for real EOG signal processing. J. Intell. Fuzzy Syst.32(4), 2857–2862 (2017).Article
Google Scholar
Wu, J. F. et al. Efficient implementation and design of a new single-channel electrooculography-based human–machine interface system. IEEE Trans. Circuits Syst. II Express Briefs62(2), 179–183 (2014).
Google Scholar
Kumar, G., Kishore & Narayanam, B. An area-power efficient denoising hardware architecture for real eog signal. J. Circuits Syst. Comput.29, 15 (2020).Article
Google Scholar
Oudjida, A. K. Radix-2r arithmetic for multiplication by a constant. IEEE Trans. Circuits Syst. II Express Briefs61(5), 349–353 (2014).
Google Scholar
Jiang, X., Satapathy, B. H. S. C., Wang, S. H., & Zhang, Y.-D. Fingerspelling identification for Chinese sign language via AlexNet-based transfer learning and adam optimizer. Sci. Programm. 1, 3291426 (2020).Jiang, X., Satapathy, S. C., Yang, L., Wang, S. H. & Zhang, Y.-D. A survey on artificial intelligence in Chinese sign language recognition. Arab. J. Sci. Eng.45(12), 9859–9894 (2020).Liu, R., Chen, Y., Zhu, X. & Hou, K. Image classification using label constrained sparse coding. Multimedia Tools Appl.75, 15619–15633 (2016).Article
Google Scholar
Liu, R., Yang, R., Li, S., Shi, Y. & Jin, X. Painting completion generative translation models. Multimedia Tools Appl.79, 14375–14388 (2020).Avizienis, A. Signed-digit numbe representations for fast parallel arithmetic. IRE Trans. Electron. Comput.3, 389–400 (1961).Article
MathSciNet
Google Scholar
Park, J. et al. Computation sharing programmable FIR filter for low-power and high-performance applications. IEEE J. Solid-State Circuits39(2), 348–357 (2004).Article
ADS
Google Scholar
Park, S. & Yoon Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic. IEEE Trans. Circuits Syst. II Express Briefs60(6), 346–350 (2013)
Google Scholar
Jagadeeswara Rao, E. & Samundiswary, P. Efficient design of modified Wallace-tree approximate multipliers based on imprecise compressors for error-tolerance applications. Arab. J. Sci. Eng.49(12), 4253–4270 (2024).Jagadeeswara Rao, E. & Samundiswary, P. Error-efficient approximate multiplier design using rounding based approach for image smoothing application. J. Electron. Test. 37(5), 623–631 (2021).Jagadeeswara Rao, E., Tarakeswara Rao, K., Sudha Ramya, K., Ajaykumar, D. & Trinadh, R. Efficient design of rounding-based approximate Multiplier using modified Karatsuba Algorithm. J. Electron. Test.38(5), 1–13 (2022).Brown, M., Marmor, M., Vaegan, E., Brigell, Z.M., & Bach, M. ISCEV standard for clinical electro-oculography (EOG) 2006. Doc. Ophthalmol.113, 205–212 (2006).Sharma, A. Design and FPGA implementation of lattice wave fractional order digital differentiator. Microelectron. J.88, 67–78 (2019).Article
Google Scholar
Mohanty, B., Kumar & Choubey, A. Efficient design for radix-8 booth multiplier and its application in lifting 2-D DWT. Circuits Syst. Signal. Process.36, 1129–1149 (2017).Article
Google Scholar
Liacha, A. et al. Design of high-speed, low-power, and area-efficient FIR filters. IET Circuits Devices Syst.12(1), 1–11 (2018).Article
MathSciNet
Google Scholar
Veeramachaneni, S., Krishna, K. M., Avinash, L., Puppala, S. R. & Srinivas, M. B. Novel architectures for high-speed and low-power 3 – 2, 4 – 2 and 5 – 2 compressors. In 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID’07) 324–329 (IEEE, 2007).Bulling, A. & Ward, J. A. Multimodal recognition of reading activity in transit using body-worn sensors. ACM Trans. Appl. Percept.9(1), 1–21 (2012).Article
Google Scholar
Zhang, L. & Rao, C. Low-power reconfigurable FIR filter design based on common operation sharing. IEEE Trans. Circuits Syst. II Express Briefs70(8), 3169–3173 (2023).
Google Scholar
Janwadkar, S. & Dhavse, R. ASIC implementation of ECG denoising FIR filter by using hybrid vedic–Wallace tree multiplier. Int. J. Circuit Theory Appl.52(4), 1621–1646 (2024).Article
Google Scholar
Thamizharasan, V. & Kasthuri, N. FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier. Int. J. Electron.110(4), 587–607 (2023).Article
CAS
Google Scholar
Nandan, D., Kanungo, J. & Anurag Mahajan. and. An efficient VLSI architecture design for logarithmic multiplication by using the improved operand decomposition. Integration 58, 134–141 (2017).Nandan, D. & Kanungo, J. and Anurag Mahajan. An error-efficient gaussian filter for image processing by using the expanded operand decomposition logarithm multiplication. J. Ambient Intell. Humaniz. Comput. 1–8 (2024).Nandan, D., Mahajan, A. & Kanun, J. An efficient VLSI architecture design of antilogarithm converter with 10-regions error correction scheme. Math. Modelling Eng. Probl.8, 2 (2021).Kumar, G. K. & Narayanam, B. High speed fir filter using radix-2r multiplier and its application for denoising EOG signal. J. Circuits Syst. Comput.30, 13 (2021).Article
Google Scholar